Stochastic Methods for Transistor Size Optimization of CMOS VLSI Circuits
نویسندگان
چکیده
The performance of a CMOS circuit depends heavily on its transistor sizes. We have tested a standard optimizer, a Monte Carlo scheme and a method based on Genetic Algorithms combined with very accurate SPICE simulations to automatically optimize transistor sizes of three diierent digital CMOS circuits. While the standard optimizer and the Monte Carlo scheme are advantageous for small circuits, the method based on Genetic Algorithms was found to be more stable for larger circuits.
منابع مشابه
Global Optimization Approach to Transistor Sizing for High Performance CMOS VLSI circuits
A stochastic global optimization approach is presented for skew minimization in CMOS VLSI circuits. This is a direct search strategy for the best design among feasible ones, with the designer determining when the search is stopped. Through examples, we show the power of this technique in quickly obtaining very good designs, even for constrained problems. 1 This report has been submitted to 31st...
متن کاملA Survey of Power Management in Embedded System Using Transistor Sizing
This paper describes a transistor sizing methodology for both analog and digital CMOS circuits. Various techniques are used for power optimization in CMOS VLSI circuits. Transistor sizing is one of the important techniques for the determination of circuit performance. The aim of the power optimization is to minimize the power and power-delay product or the energy consumption of the circuit. Thu...
متن کاملASAP: A Transistor Sizing Tool for Speed Area and Power Optimization of Static CMOS Circuits
This paper introduces an automated transistor sizing tool (ASAP) that incorporates accurate gatelevel functio~nal models and can be used for delay, area, and power optimization of CMOS combinational logic circuits in a VLSI design environment. ASAP considers the performailce improvement of VLSI CMOS circuits by optimally sizing the transistors on the first N critical paths. The global picture o...
متن کاملA Schmitt-Trigger and Transistor Sizing based Optimization in Dynamic CMOS Circuits 1 A Schmitt-Trigger and Transistor Sizing based Optimization in Dynamic CMOS Circuits
One of the significantly used circuit style in highperformance VLSI systems is dynamic CMOS. With its principal advantage of implementing the evaluation logic only in pull down network, it offers a significant performance boost when compared to its static CMOS counterpart. However, the rising magnitude of circuits implemented on a chip, along with shrinking device size and process variations ha...
متن کاملTechnology mapping for high-performance static CMOS and pass transistor logic designs
Two new techniques for mapping circuits are proposed in this paper. The rst method, called the odd-level transistor replacement (OTR) method, has a goal that is similar to that of technology mapping, but without the restriction of a xed library size, and maps a circuit to a virtual library of complex static CMOS gates. The second technique, the Static CMOS/PTL method, uses a mix of static CMOS ...
متن کامل